In this paper, a floorplanning methodology aimed at low power design is presented. The fuzzy technique and the simulated annealing algorithm are employed aiming at low power dissipation and high performance. Due to the imprecise nature of design information at the floorplanning stage, the various objectives are expressed in a fuzzy domain. The search is made on a vector of fuzzy goals. The performance of the proposed algorithm is evaluated using selected MCNC benchmark circuits. The results obtained using the proposed algorithm are compared to those obtained using other methods.
INTRODUCTION
With the advancement of process technology, millions of gates may be manufactured on a single chip. Therefore, the reduction of the power consumption of a circuit has become more important than before. This trend has raised the relevance of power optimization to a level comparable to that traditionally occupied by area and performance constraints. It is important to reduce the power consumption of circuits designed for portable consumer electronics such that the operation duration of their power supply devices is longer.
The present technology allows integration of millions of transistors on a single chip permits further high integration. The excessive power consumption of the circuit results in heating becomes a hurdle towards high integration and hence the feasible packaging of circuits. On the other hand present day circuits operate at much higher clock frequencies than before. Therefore the power dissipation, which is a function of the clock frequency, becomes significant. This phenomenon is becoming an obstacle in further increase of clock frequency. Due to these reasons, there is an emerging need for minimizing the power requirement of VLSI and other electronic digital circuits.
Most state-of-the-art studies in low-power CAD focus on power estimations [1] , architecture/logic synthesis, technology mapping [2] , and transistor sizing [3] . Except in the cases such as [4] , [8] which involve low-power studies at early physical design stages have been reported. Floorplan is a phase in physical design responsible for the arrangement of modules on a layout surface while optimizing certain objectives. This paper presents a floorplanning methodology aiming at Performance and low Power driven Floorplanning (PPF) of building block-based VLSI layouts by means of reducing the capacitance of highly active nets. The paper is organized as follows: in section II, we formulate our problem and cost functions. Section III presents the floorplanning for low power consumption and experimental results are presented in section IV. Finally conclusion is presented in section V.
PROBLEM FORMULATION AND THE COST FUNCTION 2.1. Problem Formulation
Given a set of m modules {M 1 , M 2 ,…, M m } and a set of n interconnects {N 1 , N 2 ,…, N n }, the objective of floorplanning is to obtain a non-overlapping packing of all modules which achieves certain optimization objectives such as minimizing the area of the packing, the interconnection length and the power dissipation.
Cost Functions
In order to address the multi-objective PPF problem four linguistic variables, wire length, area, power and delay, are defined as below emphasis on their mathematical meanings related to floorplanning.
1) Wire Length Cost:
The wire length of the inter-connection of each net in a circuit is estimated by using half-perimeter method, and the total wire length is computed by adding all these individual estimates: (1) where l i is the wire length estimation for net i and n denotes total number of nets in the circuit (which is the same as the number of modules for a single output module). where W and H are the width and the height of the bounding rectangle, respectively.
3) Power Cost: Power consumption P of all nets in a circuit can be given as: (3) where C Li is total capacitance of net i, f is the clock frequency of the chip, V dd is the supply voltage, S i is the switching probability of net i, and β is a technology dependent constant. (4) where is the parasitic capacitance at the output node of module i and is the capacitance of pins that connect to net j. We assume the width of the interconnecting wire is w; f, , V dd are fixed value and are omitted in the power calculation. The power consumption in eqn (3) can be rewritten as: (5) 4) Delay Cost: Delay cost is determined by the delay along the longest path in a circuit. The delay T c of a path n consisting of nets v 1 , v 2 , … , v l , is expressed as: (6) where MD i is the switching delay of the module driving net v i and ID i is the interconnect delay of net v i . The floorplanning phase affects ID i because MD i is a technology dependent parameter and is independent of the floorplanning. The delay cost function can be written as:
5) Fuzzy Cost Function:
We wish to optimize the four objectives simultaneously and need a cost function that represents the effect of all four objectives in the form of a single quantity. We propose the use of the fuzzy logic to integrate these multiple, possibly conflicting objectives into a scalar cost function. The fuzzy rule in table I as following:
Computing the Lower Bounds of the Four Objectives O i
The lower bounds O i for different objectives are computed as: 
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Performance and low power driven floorplanning of net v i , A i is the area of each module, MD j is the switching delay of the module j driving net v j, ID j * is the optimal interconnect delay of net v j calculated by l j , S i is the switching probability of net v i , T c is the most critical path with respect to optimal interconnect delays, l is the number of nets in T c .
Using an ordered weighted averaging operator [5] , the above fuzzy rule can be rewritten as below. 
FLOORPLANNING REPRESENTATION AND IMPLEMENTATION DETAILS
In this section, a floorplanning representation is discussed and the details of implementation of the multi-objective floorplan problem are discussed.
Floorplanning Representation
A floorplan divides the chip into rectangular rooms with horizontal and vertical segments. Each room is assigned to no more than one block. A floorplan belongs to the class of mosaic floorplan if and only if it satisfies the three properties, (1) floorplan of no empty space, (2) topological equivalence on segment sliding, and (3) non-degenerate topology. Detailed descriptions about these properties may be found in [6] . The process of floorplanning involves two major steps as described below.
1) Corner Block Deletion and Insertion:
Horizontally oriented corner blocks may be deleted if the left segment is shifted to the right boundary of the chip and the attached T-junctions are pulled along with the segment. Vertically oriented corner blocks may have the bottom segment is shifted to the top boundary of the chip and the attached T-junctions are pulled along with the segment. Corner block insertion is the inverse of deletion. If the inserting corner block is vertically oriented, we push down the horizontal segment at the top side of the chip covering a designated set of T-junctions and get a room for the inserting corner block as shown in Fig. 2 . If the corner block is horizontally oriented, we push the vertical segment at the right of the chip to the left. Similarly the process to delete the corner block in the constrained graph also can be derived.
2) Coding:
In a non-empty space floorplan, the internal segments intersect and form T-junctions. A T-junction is composed of two segments: a non-crossing segment and a crossing segment. The non-crossing segment has one end touching point in the interval of the crossing segment. We define the orientation of a corner block according to the joint of its left and bottom segments and the T-junction containing the joint. At this point, T-junction has only two kinds of orientations: T rotated by 90 degrees counter clockwise and by 180 degrees counterclockwise. If T is rotated by 90 degrees counterclockwise, we define the corner block to be vertical oriented, and it is denoted by a "0". Otherwise, we define the corner block to be horizontal oriented, and it is denoted by a "1". For example, in Fig. 2 , the orientation of corner block "c" is vertical and is denoted by "0".
A. Fuzzy Cost Estimation
In order to solve a multi-objective optimization problem involving the minimization of four objectives, one requires to quantify the overall quality of a solution with respect to all four objectives simultaneously. Fuzzy membership functions and fuzzy rule may be applied to estimate the cost of a solution. A cost value between 0 and 1 is assigned to each solution. The cost of a solution is its membership value µ(F) in the fuzzy set of acceptable solution. This membership value is computed using eqn (12).
The cost of a solution is a measure of its proximity to the optimal solution. The higher the cost value of a solution, the closer is it to the optimal solution. In the present implementation, initial random solution is assigned a membership value of 0 and the optimal solution is assigned a value of 1. This implies that any solution may have a cost value in range [0.0,1.0].
B. The PPF Algorithm Implementation
The simulated annealing is embedded as a search engine. The neighborhood solutions generation is described.
1) Simulated Annealing:
Simulated annealing simulates the annealing process of molten solids at various monotonically decreasing temperature values [7] . The main parts in the development of an optimization heuristic based on this concept are a cost function, a perturbation function, and the annealing schedule. All parameters controlling the annealing process are obtained from the statistical properties of the problem being solved.
The input format to the algorithm uses a switching activity annotated physical netlist developed around the YAL netlist language used in MCNC benchmarks. The switching activity information embedded in this new format is obtained from a functional circuit netlist through the power estimator provided in SIS. This format also provides for the specification of design rules pertaining wire layout and constraints for the overall layout area and delay.
2) Neighborhood Generation:
In each iteration a number of neighbors of the current solution are generated by making perturbations as follows.
• Randomly exchange the order of the blocks in S;
• Randomly choose a position in L, change 1 to 0, or 0 to 1;
• Randomly choose a position in T, change 1 to 0 or 0 to 1;
• Rotate the module for 90°, 180°and 270°;
• Reflect the modules in both horizontal and vertical orientations;
• Randomly choose a block, than randomly choose an alternate block to substitute the original one.
EXPERIMENTAL RESULTS
We implemented the algorithm in Visual C++, and the experiments were executed on an Intel Pentium processors (2.0GHz, 512MRAM) machine running MS Windows 2000. We performed experiments on a set of MCNC benchmarking problems. The results obtained by using the PPF implementation are summarized in table II and are compared with those obtained in [8] . In table II, columns SL and DCN represent the total switched length and the length of delay critical net, respectively. These experiments showed that floorplans produced by the PPF tool, in terms of wirelength, area, power and delay, are competitive and in some cases better than those obtained in [8] for the same circuits.
CONCLUSION
We present an algorithm based on simulated annealing, for the multi-objective optimization of the VLSI floorplan. The use of fuzzy logic is proposed to integrate the four objectives namely wire length, layout area, power, and delay into a cost function. Experimental results using MCNC benchmark clearly improves the results in terms of the quality of the final solution. 
